projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9c1ab4c) | patch
redirect through element width, obtain elwidth from CSR reg tables
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 19 Oct 2018 13:44:09 +0000 (14:44 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 19 Oct 2018 13:44:09 +0000 (14:44 +0100)
commit9ac310b528f89044b8e0a8af0b4931c6f50a78cc
treeab81ab5ee30109c95dc55aa6b68f216b5b1da38dtree
parent9c1ab4cd20ef4ad886741286db9134bded281a2fcommit | diff
redirect through element width, obtain elwidth from CSR reg tables
riscv/sv.cc diff | blob | history
riscv/sv_decode.h diff | blob | history
riscv/sv_insn_redirect.cc diff | blob | history
Simple-V augmented version of spike