projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 98a5490) | patch
trap types memory exception (TT.MEMEXC) instead of TT.PRIV
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 19 Jan 2022 18:38:48 +0000 (18:38 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 19 Jan 2022 19:26:07 +0000 (19:26 +0000)
commit9d823c9093bfa4be27a18225462753ce0fd76bbf
tree28e9fdc1af440c18de65305996825cd4c688411btree
parent98a5490aef8240bbf705b8b6fa5c3ab038608570commit | diff
trap types memory exception (TT.MEMEXC) instead of TT.PRIV
which stops SRR1 bit 45 being set by mistake
src/openpower/decoder/power_decoder2.py diff | blob | history