projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 12596b5) | patch
gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.
authorwhitequark <whitequark@whitequark.org>
Wed, 5 Dec 2018 04:50:38 +0000 (04:50 +0000)
committerwhitequark <whitequark@whitequark.org>
Wed, 5 Dec 2018 17:13:27 +0000 (17:13 +0000)
commit9ef078848a5b121336b83043c565ce47433eb2d8
treefdfa9d1c1fbe809815e8a26310d8197f3695cee6tree
parent12596b5003bcc6180cda04ce2aaaa2a8145f8a9bcommit | diff
gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.
techlibs/common/Makefile.inc diff | blob | history
techlibs/common/gate2lut.v [new file with mode: 0644] blob
tests/lut/.gitignore [new file with mode: 0644] blob
tests/lut/check_map.ys [new file with mode: 0644] blob
tests/lut/map_and.v [new file with mode: 0644] blob
tests/lut/map_mux.v [new file with mode: 0644] blob
tests/lut/map_not.v [new file with mode: 0644] blob
tests/lut/map_or.v [new file with mode: 0644] blob
tests/lut/map_xor.v [new file with mode: 0644] blob
tests/lut/run-test.sh [new file with mode: 0644] blob