projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d634aa9) | patch
hdl.ast: prohibit shifts by signed value.
authorwhitequark <whitequark@whitequark.org>
Sat, 1 Feb 2020 23:04:25 +0000 (23:04 +0000)
committerwhitequark <whitequark@whitequark.org>
Sat, 1 Feb 2020 23:04:25 +0000 (23:04 +0000)
commita055eb897f1685fdc33aa996250c072de100121c
tree141dd1a8be203d613c118fcc9d0db65303ab43batree
parentd634aa9237f26edb2698126f3eec76fd469d1386commit | diff
hdl.ast: prohibit shifts by signed value.

These are not desirable in a HDL, and currently elaborate to broken
RTLIL (after YosysHQ/yosys#1551); prohibit them completely, like
we already do for division and modulo.

Fixes #302.
nmigen/back/pysim.py diff | blob | history
nmigen/hdl/ast.py diff | blob | history
nmigen/test/test_hdl_ast.py diff | blob | history
nmigen/test/test_sim.py diff | blob | history