projects / libreriscv.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 68c01ef) | patch
comp16-v1-skel.py: fixed 16-imm logic, implemented rules for most opcodes
authorAlexandre Oliva <oliva@gnu.org>
Mon, 7 Dec 2020 07:43:12 +0000 (04:43 -0300)
committerAlexandre Oliva <oliva@gnu.org>
Mon, 7 Dec 2020 07:43:22 +0000 (04:43 -0300)
commita09a9e4cd0f172b4516e1ec211f613f6fee73467
tree49d0db09dd78fe5bf4a22207e646c2e12ebcafddtree
parent68c01ef35bc33f0916b1f2231aebe3bc0d322b19commit | diff
comp16-v1-skel.py: fixed 16-imm logic, implemented rules for most opcodes
lxo/ChangeLog diff | blob | history
openpower/sv/comp16-v1-skel.py diff | blob | history
http://libre-riscv.org ikiwiki