projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f88378a) | patch
cxxrtl: use `cxxrtl_` prefix rather than `cxxrtl.`
authorwhitequark <whitequark@whitequark.org>
Fri, 24 Apr 2020 18:35:53 +0000 (18:35 +0000)
committerwhitequark <whitequark@whitequark.org>
Fri, 24 Apr 2020 18:35:53 +0000 (18:35 +0000)
commita0e658d412269d0477ce6982cb0f3c7a0dba38f6
tree7e2b14a6d221d50ba81d8b4c7c2579f8baba375btree
parentf88378ae616b331d43ccc99797e239785bab7644commit | diff
cxxrtl: use `cxxrtl_` prefix rather than `cxxrtl.`

The former prefix does not need to be escaped in Verilog, unlike
the latter, and the Yosys convention is to use the former.
backends/cxxrtl/cxxrtl.cc diff | blob | history