projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a1cde0d) | patch
temporarily comment out setting of elwidth
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 19 Oct 2018 22:11:43 +0000 (23:11 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 19 Oct 2018 22:11:43 +0000 (23:11 +0100)
commita1f66113f1d0ec4898e942deb2354ccba9d71f64
tree120b49c93e7466cf60bca7299300270893b25291tree
parenta1cde0d62561c8ae3929a8b51b8043f68045e818commit | diff
temporarily comment out setting of elwidth

sv_reg_t seems to be being typecast somewhere, probably to a uint64_t,
and accessing the elwidth corrupts memory
riscv/sv_insn_redirect.cc diff | blob | history
riscv/sv_reg.h diff | blob | history
Simple-V augmented version of spike