projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a05cbd) | patch
Fix eret (again)
authorQuan Nguyen <quannguyen@berkeley.edu>
Thu, 1 Aug 2013 04:33:25 +0000 (21:33 -0700)
committerQuan Nguyen <quannguyen@berkeley.edu>
Thu, 1 Aug 2013 04:37:44 +0000 (21:37 -0700)
commita39658bf83c03c734fef210131d649540940258a
tree7363601984c7d2033554b3eb91f0dc33230384b7tree
parent7a05cbde1789c7cf65b9c2b03c9529ab99dc97e6commit | diff
Fix eret (again)

* Set SR_S if SR_PS is set, not the other way around
  (that is, set SR_S if SR_PS is not set).
riscv/insns/eret.h diff | blob | history
Simple-V augmented version of spike