projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 309ae98) | patch
Added automatic conversion from RTLIL::SigSpec to std::vector<RTLIL::SigBit>
authorClifford Wolf <clifford@clifford.at>
Fri, 18 Jul 2014 09:36:34 +0000 (11:36 +0200)
committerClifford Wolf <clifford@clifford.at>
Fri, 18 Jul 2014 09:36:34 +0000 (11:36 +0200)
commita721f7d768feb3ce68cb384805ea7f1fde3e08ed
treed14d6ecf2dbecb465d3795a7392984b65daa6391tree
parent309ae98246cf9ff115b7d95ae14991faf72a5a38commit | diff
Added automatic conversion from RTLIL::SigSpec to std::vector<RTLIL::SigBit>
kernel/rtlil.h diff | blob | history