projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 178ff3e) | patch
A few modifications after pull request comments
authorRuben Undheim <ruben.undheim@gmail.com>
Sat, 18 Jun 2016 12:13:36 +0000 (14:13 +0200)
committerRuben Undheim <ruben.undheim@gmail.com>
Sat, 18 Jun 2016 12:23:38 +0000 (14:23 +0200)
commita8200a773fb8cf2ce2d8793716b62e01c97dd731
tree45fde92e3cdd9d6bd1585fbdcc6e04076fbb4b9atree
parent178ff3e7f6f9766f0b1a3e8dcc96e030aea59b15commit | diff
A few modifications after pull request comments

- Renamed Design::packages to Design::verilog_packages
- No need to include ast.h in rtlil.h
frontends/ast/ast.cc diff | blob | history
kernel/rtlil.cc diff | blob | history
kernel/rtlil.h diff | blob | history