projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 08f9b38) | patch
Bug fix in $mem verilog backend + changed tests/bram flow of make test.
authorluke whittlesey <luke.whittlesey@gmail.com>
Thu, 4 Jun 2015 18:56:13 +0000 (14:56 -0400)
committerluke whittlesey <luke.whittlesey@gmail.com>
Thu, 4 Jun 2015 20:12:40 +0000 (16:12 -0400)
commita8fe0409062cb214d61d527ad2060c1f3d585026
treeccbe8e333f8f9b7e52aeb0eae09cd9bcf5c5a2actree
parent08f9b38a9c974318efa071cd78616b1bc8de73b3commit | diff
Bug fix in $mem verilog backend + changed tests/bram flow of make test.
backends/verilog/verilog_backend.cc diff | blob | history
tests/bram/run-single.sh diff | blob | history