projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0329b07) | patch
Add debug module authentication.
authorTim Newsome <tim@sifive.com>
Tue, 27 Feb 2018 20:30:46 +0000 (12:30 -0800)
committerTim Newsome <tim@sifive.com>
Tue, 27 Feb 2018 20:30:46 +0000 (12:30 -0800)
commitaa8cbb1ccd3856fd5e0437b0e24cfd7a3b794b8e
tree5ce67dd1233646c36bd8b5c0189618f4be1d767ctree
parent0329b0741a698f102d64be4f0538427978bacb83commit | diff
Add debug module authentication.

Off by default, enabled with --debug-auth.
The protocol is very simple (definitely not secure) to allow debuggers
to test their authentication feature. To authenticate a debugger must:
1. Read authdata
2. Write to authdata the value that it just read, plus 1
riscv/debug_module.cc diff | blob | history
riscv/debug_module.h diff | blob | history
riscv/jtag_dtm.cc diff | blob | history
riscv/sim.cc diff | blob | history
riscv/sim.h diff | blob | history
spike_main/spike.cc diff | blob | history
Simple-V augmented version of spike