projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e4a6050) | patch
Add fclass.{s|d} instructions
authorAndrew Waterman <waterman@eecs.berkeley.edu>
Fri, 7 Mar 2014 02:23:38 +0000 (18:23 -0800)
committerAndrew Waterman <waterman@eecs.berkeley.edu>
Fri, 7 Mar 2014 02:23:38 +0000 (18:23 -0800)
commitab14719919d55c1be902c9c723710f1c2c93ecf6
tree3907820326c345edde059c6210e96d5c2e0e1e91tree
parente4a605049ae7066004acbdce65d6e87ced84a398commit | diff
Add fclass.{s|d} instructions
riscv/encoding.h diff | blob | history
riscv/insns/fclass_d.h [new file with mode: 0644] blob
riscv/insns/fclass_s.h [new file with mode: 0644] blob
softfloat/f32_classify.c [new file with mode: 0755] blob
softfloat/f64_classify.c [new file with mode: 0755] blob
softfloat/softfloat.h diff | blob | history
softfloat/softfloat.mk.in diff | blob | history
spike/disasm.cc diff | blob | history
Simple-V augmented version of spike