projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4520956) | patch
Revert "sv setvl as a csr not going to work, add getvl only"
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 00:52:27 +0000 (01:52 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 29 Sep 2018 00:52:27 +0000 (01:52 +0100)
commitae8860cfd4a747c3331716b3c0ec3340e6267b5b
treeb715c3d7ded800e43216cf91b4a75d354b4e7b20tree
parent452095644a3abe15df63e28f7396553fbf0d73f1commit | diff
Revert "sv setvl as a csr not going to work, add getvl only"

This reverts commit 996e0246aa614231a560f3e3e84793745470ca6f.
riscv/encoding.h diff | blob | history
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike