projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b200920) | patch
argh, extremely annoying: 4-operand dsld/dsrd is not possible to
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 22 Oct 2022 16:32:41 +0000 (17:32 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 22 Oct 2022 16:32:41 +0000 (17:32 +0100)
commitaf551f02d2225fce57ae729a574ed4bf5ba83103
tree45aa199d2a36d682043931df6a91de90600f2414tree
parentb2009200bd21968c276d441acd6fc7588fc187cecommit | diff
argh, extremely annoying: 4-operand dsld/dsrd is not possible to
have EXTRA3, therefore it fails as a bigint operation. reverting
openpower/isa/svfixedarith.mdwn diff | blob | history
openpower/isatables/RM-1P-2S1D.csv diff | blob | history
openpower/isatables/RM-1P-3S1D.csv diff | blob | history
openpower/isatables/fields.text diff | blob | history
openpower/isatables/minor_31.csv diff | blob | history
openpower/isatables/minor_4.csv diff | blob | history
src/openpower/sv/trans/svp64.py diff | blob | history
src/openpower/sv/trans/test_pysvp64dis.py diff | blob | history
src/openpower/test/bigint/bigint_cases.py diff | blob | history