projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 29a09e1) | patch
radeonsi: force 2D tiling on VI only when TC-compat HTILE is really enabled
authorMarek Olšák <marek.olsak@amd.com>
Tue, 3 Apr 2018 23:22:24 +0000 (19:22 -0400)
committerMarek Olšák <marek.olsak@amd.com>
Fri, 13 Apr 2018 16:31:04 +0000 (12:31 -0400)
commitafe0bd2c558918219abc0d596ecb3276f030fb43
tree92925e80f5875327fa87112086716d285220f273tree
parent29a09e1d380375bd3483d52ac5efdc8b47cc9851commit | diff
radeonsi: force 2D tiling on VI only when TC-compat HTILE is really enabled

just pass the flag that indicates it.

Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Tested-by: Dieter Nützel <Dieter@nuetzel-hh.de>
src/gallium/drivers/radeonsi/si_texture.c diff | blob | history