projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 37a34ee) | patch
Only pack out registers if \init is zero or x; then remove \init from PREG
authorEddie Hung <eddie@fpgeh.com>
Wed, 11 Sep 2019 04:33:14 +0000 (21:33 -0700)
committerEddie Hung <eddie@fpgeh.com>
Wed, 11 Sep 2019 04:33:14 +0000 (21:33 -0700)
commitb08797da6bf0061073dc662441e03b2fd218f11f
tree0a938cd6e4b6f517fca2faa6412c03408b603683tree
parent37a34eeb0438261f432917fb5d60a5320f56a8decommit | diff
Only pack out registers if \init is zero or x; then remove \init from PREG
passes/pmgen/xilinx_dsp.cc diff | blob | history
passes/pmgen/xilinx_dsp.pmg diff | blob | history