projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: faf185d) | patch
targets/simple: manual instantiation of CRG (automatic insertion works for BaseSoC...
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Tue, 17 Mar 2015 00:07:44 +0000 (01:07 +0100)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Tue, 17 Mar 2015 00:07:44 +0000 (01:07 +0100)
commitb2f32ad124ffd333074f86bc705562910c824630
treec40cdccba72bb758ad7a746897aa64359bea50fbtree
parentfaf185d58d64f460ed855e7b0f7be25aff660a38commit | diff
targets/simple: manual instantiation of CRG (automatic insertion works for BaseSoC but not for MiniSoC since this one define clock_domains)
targets/simple.py diff | blob | history