projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 00fba62) | patch
xilinx: use RAM32M/RAM64M for memories with two read ports
authorMarcin Kościelnicki <mwk@0x04.net>
Sun, 2 Feb 2020 10:26:00 +0000 (11:26 +0100)
committerMarcelina Kościelnicka <mwk@0x04.net>
Sun, 2 Feb 2020 13:34:21 +0000 (14:34 +0100)
commitb44d0e041f09216dd90dccd3f18f146b1dfb7e92
tree1d15fba3f2ace7f3728a769470f62f64104dc6cctree
parent00fba627118fb536686b3d30f3b81f71b513cd51commit | diff
xilinx: use RAM32M/RAM64M for memories with two read ports

This fixes inefficient LUT RAM usage for memories with one write
and two read ports (commonly used as register files).
techlibs/xilinx/lutrams.txt diff | blob | history