projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0ed9383) | patch
typedef on sv_reg_t to reg_t (and signed variant)
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 18 Oct 2018 22:12:00 +0000 (23:12 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 18 Oct 2018 22:12:00 +0000 (23:12 +0100)
commitb453812e012b5425117b3fa756d9feffd5adcd8f
treee118555896b1c48d95f80931157be23c3330335etree
parent0ed9383db130bc94413c96bae15ef2ca1ebd1970commit | diff
typedef on sv_reg_t to reg_t (and signed variant)

still working on redirecting everything through a planned class
that can be polymorphic overloaded... eventually
riscv/sv.cc diff | blob | history
riscv/sv_insn_redirect.cc diff | blob | history
riscv/sv_insn_redirect.h diff | blob | history
Simple-V augmented version of spike