projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 691e145) | patch
Revert "Remove wide mux inference"
authorEddie Hung <eddie@fpgeh.com>
Fri, 14 Jun 2019 19:50:24 +0000 (12:50 -0700)
committerEddie Hung <eddie@fpgeh.com>
Fri, 14 Jun 2019 19:50:24 +0000 (12:50 -0700)
commitb63b2a0bd4552a7dbe0d2c4a15d4e3a1b0e2022d
treebba5b86a004118e36f753fd9b76f62ef90b70970tree
parent691e145cda416787fe214b5533c6ac3c8047bb65commit | diff
Revert "Remove wide mux inference"

This reverts commit 738fdfe8f55e18ac7f315cd68c117eae370004ca.
CHANGELOG diff | blob | history
techlibs/xilinx/Makefile.inc diff | blob | history
techlibs/xilinx/cells_map.v diff | blob | history
techlibs/xilinx/mux_map.v [new file with mode: 0644] blob
techlibs/xilinx/synth_xilinx.cc diff | blob | history