RISC-V: Improve caller-save code generation.
authorJim Wilson <jimw@sifive.com>
Sat, 8 Feb 2020 21:57:36 +0000 (13:57 -0800)
committerJim Wilson <jimw@sifive.com>
Sat, 8 Feb 2020 21:57:36 +0000 (13:57 -0800)
commitb780f68e025b2cf5631183e199ebf672ea463af6
treeb9ec58ed666f0e5c8b6f3684cedb66b57a108aa6
parentaaa26bf496a646778ac861aed124d960b5bf549f
RISC-V: Improve caller-save code generation.

Avoid paradoxical subregs when caller save.  This reduces stack frame size
due to smaller loads and stores, and more frequent rematerialization.

PR target/93532
* config/riscv/riscv.h (HARD_REGNO_CALLER_SAVE_MODE): Define.
gcc/ChangeLog
gcc/config/riscv/riscv.h