projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 40ca9d0) | patch
cxxrtl: speed up bit repeats (sign extends, etc).
authorwhitequark <whitequark@whitequark.org>
Mon, 21 Dec 2020 02:15:55 +0000 (02:15 +0000)
committerwhitequark <whitequark@whitequark.org>
Mon, 21 Dec 2020 02:20:34 +0000 (02:20 +0000)
commitb9721bedf01ca1f536bbf13ba761333c6867bd29
tree5a262c642e0f07230fc81cc7a1a39344603a77a3tree
parent40ca9d038b1e657b9b9ac17e7e5a2969c9922e00commit | diff
cxxrtl: speed up bit repeats (sign extends, etc).

On Minerva SoC SRAM, depending on the compiler, this change improves
overall time by 4-7%.
backends/cxxrtl/cxxrtl.h diff | blob | history
backends/cxxrtl/cxxrtl_backend.cc diff | blob | history