RISC-V/gas: allow generating up to 176-bit instructions with .insn
authorJan Beulich <jbeulich@suse.com>
Tue, 4 Oct 2022 07:46:11 +0000 (09:46 +0200)
committerJan Beulich <jbeulich@suse.com>
Tue, 4 Oct 2022 07:46:11 +0000 (09:46 +0200)
commitbb996692bd9654d6f2345ab65742796d5fde6829
treeed55ad57f923ce14e22d3250d24971c80c453cd6
parent8c07e983a28cc05edb87882a33c072c0cdfdedc3
RISC-V/gas: allow generating up to 176-bit instructions with .insn

For the time being simply utilize O_big to avoid widening other fields,
bypassing append_insn() etc.
gas/config/tc-riscv.c
gas/testsuite/gas/riscv/insn-dwarf.d
gas/testsuite/gas/riscv/insn-fail.l
gas/testsuite/gas/riscv/insn-fail.s
gas/testsuite/gas/riscv/insn-na.d
gas/testsuite/gas/riscv/insn.d
gas/testsuite/gas/riscv/insn.s
include/opcode/riscv.h