projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 25890b9) | patch
Put back in SimpleCPU changes and Coherence Timing Bus changes
authorRon Dreslinski <rdreslin@umich.edu>
Thu, 18 Nov 2004 11:11:01 +0000 (06:11 -0500)
committerRon Dreslinski <rdreslin@umich.edu>
Thu, 18 Nov 2004 11:11:01 +0000 (06:11 -0500)
commitbddb7ad7b530a10594a9ad6d07648fb17fea607a
treeb783401a62674b387b3f32c0051ead81a3804328tree
parent25890b94048aba346357f1850767052f4807cc34commit | diff
Put back in SimpleCPU changes and Coherence Timing Bus changes
Small fixes to read() in simpleCPU and small fixes to cache_impl.hh
and to simple_mem_bank to deal with writeInv from DMA

--HG--
extra : convert_revision : db24028c34b7a535aa0db55b43bad1d3d75cd258
cpu/memtest/memtest.cc diff | blob | history
cpu/memtest/memtest.hh diff | blob | history
cpu/simple_cpu/simple_cpu.cc diff | blob | history
cpu/simple_cpu/simple_cpu.hh diff | blob | history