projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0bc0c0b) | patch
arch-arm: Fix CPTR_EL2 writes
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Mon, 25 Jan 2021 13:24:28 +0000 (13:24 +0000)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Thu, 11 Feb 2021 09:45:10 +0000 (09:45 +0000)
commitbe08e29991f6caab3b3853180a6fde11b14585c4
tree5317b849d046bab692cfd47126291ae0c67398eftree
parent0bc0c0b9eb78dc72be45be7a1e88d94c84565c77commit | diff
arch-arm: Fix CPTR_EL2 writes

* If E2H==1, CPTR_EL2.ZEN bits are not RES0.
* If E2H==1, CPTR_EL2.FPEN bits are not RES0.

Change-Id: Ic82b266975d89056d7c2f55464bd8a0c18a43e03
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/39702
Reviewed-by: Ciro Santilli <ciro.santilli@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
src/arch/arm/isa.cc diff | blob | history