projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fa13cd2) | patch
add Vertical-First explicit branch-loop using svstep, with an sv.add. works!
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 9 Jul 2021 11:44:22 +0000 (12:44 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 9 Jul 2021 11:44:22 +0000 (12:44 +0100)
commitbe324ee408a778fb384284642fe5717de5cfa641
tree3b37b0f0bb222946ceaed4d54d189205f6ab5fa9tree
parentfa13cd29e261d815d9bd8f9c1d1f8dbaca44f675commit | diff
add Vertical-First explicit branch-loop using svstep, with an sv.add. works!
src/openpower/decoder/isa/test_caller_setvl.py diff | blob | history