projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 416946a) | patch
Added Wrappers for:
authorBenedikt Tutzer <e1225461@student.tuwien.ac.at>
Mon, 13 Aug 2018 13:18:46 +0000 (15:18 +0200)
committerBenedikt Tutzer <e1225461@student.tuwien.ac.at>
Mon, 13 Aug 2018 13:18:46 +0000 (15:18 +0200)
commitbf7b73acfc2b5e46206e5688b8a6e8d9b0d60d8f
treefd029f329b0d7bac86dae5b763a3936b103761edtree
parent416946a16ad9ddbbf67747ba02a935f4f5d8dc40commit | diff
Added Wrappers for:
-IdString
-Const
-CaseRule
-SwitchRule
-SyncRule
-Process
-SigChunk
-SigBit
-SigSpec
With all their member functions as well as the remaining member
functions for Cell, Wire, Module and Design and static functions of
rtlil.h
Makefile diff | blob | history
kernel/python_wrappers.cc diff | blob | history
kernel/rtlil.cc diff | blob | history
kernel/rtlil.h diff | blob | history