projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c258b99) | patch
Add techmap rule for $__SHREG_DFF_P_ to SRL16/32
authorEddie Hung <eddieh@ece.ubc.ca>
Thu, 28 Feb 2019 17:31:24 +0000 (09:31 -0800)
committerEddie Hung <eddieh@ece.ubc.ca>
Thu, 28 Feb 2019 17:31:24 +0000 (09:31 -0800)
commitc29f0c5048fce87258eb4a4b204b6584efe0170c
tree00a301b8ebcc5156216d901affc22bab096a12betree
parentc258b99040c8414952a3aceae874dc47563540dccommit | diff
Add techmap rule for $__SHREG_DFF_P_ to SRL16/32
techlibs/xilinx/cells_map.v diff | blob | history