projects / nmigen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 41d2ef5) | patch
sim.pysim: use "bench" as a top level root for testbench signals.
authorIrides <irides@irides.network>
Thu, 16 Dec 2021 01:47:48 +0000 (19:47 -0600)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 31 Dec 2021 20:38:17 +0000 (20:38 +0000)
commitc40b0368176c77e7d0380e405dd71caa592574f0
treec8ed8923a1a5aeacca9768d26e40851eaa5bba7atree
parent41d2ef59a0694b3aee0d0908e3376b4e8aeb4ad5commit | diff
sim.pysim: use "bench" as a top level root for testbench signals.

Fixes #561.
nmigen/sim/pysim.py diff | blob | history
tests/test_sim.py diff | blob | history