projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a563d0) | patch
[wip] DSP48E1 sim model improvements
authorDavid Shah <dave@ds0.me>
Tue, 6 Aug 2019 17:47:18 +0000 (18:47 +0100)
committerDavid Shah <dave@ds0.me>
Tue, 6 Aug 2019 17:47:18 +0000 (18:47 +0100)
commitc43b0c4b49235da5aee658413a2a6f880aff09b0
tree2186b4050c2131828dd27adc680c8a5e03910ce3tree
parent7a563d0b92b3b5c837fca9647a43a01e258072a5commit | diff
[wip] DSP48E1 sim model improvements

Signed-off-by: David Shah <dave@ds0.me>
techlibs/xilinx/cells_sim.v diff | blob | history