projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0433532) | patch
[xcc,sim] rv64 'w' instruction semantics changed
authorAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Tue, 19 Apr 2011 05:55:28 +0000 (22:55 -0700)
committerAndrew Waterman <waterman@s144.Millennium.Berkeley.EDU>
Tue, 19 Apr 2011 05:55:28 +0000 (22:55 -0700)
commitc6b549289aa0f6d975307ebdddbbd6b8b0a31e7e
tree28bbc4f89427a17ac2f5b94a6c295bf6bc321e95tree
parent0433532951969fc2330cd451a91c0094e9d942e0commit | diff
[xcc,sim] rv64 'w' instruction semantics changed

they no longer require their inputs to be canonicalized 32b values, so
this speeds up mixed int/long code sequences.
riscv/insns/srai.h diff | blob | history
riscv/insns/sraiw.h diff | blob | history
Simple-V augmented version of spike