projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e66e8fb) | patch
synth_intel: rename for consistency with #1184
authorDan Ravensloft <dan.ravensloft@gmail.com>
Thu, 18 Jul 2019 15:46:21 +0000 (16:46 +0100)
committerDan Ravensloft <dan.ravensloft@gmail.com>
Thu, 18 Jul 2019 15:46:21 +0000 (16:46 +0100)
commitc78ab8ebc53bc78d5f1910e311b1e4305df4ca48
tree624d9007295dd7f50ed5b30717016ec0098464edtree
parente66e8fb59d8443c8d55c1185d6b2ce889a35357dcommit | diff
synth_intel: rename for consistency with #1184

Also fix a typo in the help message.
techlibs/intel/synth_intel.cc diff | blob | history