projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a451d71) | patch
identify SVP64 LD bit-reverse pattern as pseudo-assembler
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 25 Jun 2021 18:18:35 +0000 (19:18 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 25 Jun 2021 18:18:35 +0000 (19:18 +0100)
commitc92b36e7bb5139373d820a5462770fd6b49cc2bf
tree48c34c04d0dca3586dd07c434d0a634014d5a152tree
parenta451d71d5df39b3f99b9802711b524a71a70ed19commit | diff
identify SVP64 LD bit-reverse pattern as pseudo-assembler
rewrite it before it gets too far into SVP64Asm
morph any "sv.ldxxxxbr" into "sv.ld/br" and rewrite the fields
openpower/isatables/LDSTRM-2P-2S1D.csv diff | blob | history
openpower/isatables/svldst_major.csv [deleted file] blob | history
src/openpower/sv/sv_analysis.py diff | blob | history
src/openpower/sv/trans/svp64.py diff | blob | history