projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 784fea2) | patch
Properly save/restore dpc, mcause, mbadaddr.
authorTim Newsome <tim@sifive.com>
Sun, 1 May 2016 16:53:23 +0000 (09:53 -0700)
committerTim Newsome <tim@sifive.com>
Mon, 23 May 2016 19:12:11 +0000 (12:12 -0700)
commitcb73c085a22b225576b5d5c22f74490f9e30a5a8
treedbdf77111d6ed2a5a334ec862e93b39ce50cb4a1tree
parent784fea2bbec803944eb923196c77d38427b3f554commit | diff
Properly save/restore dpc, mcause, mbadaddr.

Also clear dcsr.cause when leaving Debug Mode so future traps go where
they should.
riscv/gdbserver.cc diff | blob | history
riscv/gdbserver.h diff | blob | history
riscv/insns/sret.h diff | blob | history
Simple-V augmented version of spike