projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fe95807) | patch
[wip] sim model testing
authorDavid Shah <dave@ds0.me>
Thu, 8 Aug 2019 08:31:34 +0000 (09:31 +0100)
committerDavid Shah <dave@ds0.me>
Thu, 8 Aug 2019 08:31:34 +0000 (09:31 +0100)
commitccfb4ff2a9d1cdf8205481042b0c22c39fc20e88
tree5655635d5ceafd5917eff3cea8795be24c78b97atree
parentfe95807f162704d1f9c09ba8d665092c92574ccecommit | diff
[wip] sim model testing

Signed-off-by: David Shah <dave@ds0.me>
techlibs/xilinx/cells_sim.v diff | blob | history
techlibs/xilinx/tests/.gitignore diff | blob | history
techlibs/xilinx/tests/test_dsp_model.v [new file with mode: 0644] blob