projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9112850) | patch
synth_xilinx: Initial Spartan 6 block RAM inference support.
authorMarcin Kościelnicki <marcin@symbioticeda.com>
Tue, 2 Jul 2019 12:28:35 +0000 (14:28 +0200)
committerMarcin Kościelnicki <marcin@symbioticeda.com>
Thu, 11 Jul 2019 12:45:48 +0000 (14:45 +0200)
commitce250b341c912a3357b13259c1b0b6ed0a7b95a6
treec3266eeb8b256d5ad8043d90600b63070a20a59dtree
parent9112850800a92ed0e330d8470e1273116d78ba14commit | diff
synth_xilinx: Initial Spartan 6 block RAM inference support.
12 files changed:
techlibs/xilinx/Makefile.inc diff | blob | history
techlibs/xilinx/brams.txt [deleted file] blob | history
techlibs/xilinx/brams_bb.v [deleted file] blob | history
techlibs/xilinx/brams_init.py diff | blob | history
techlibs/xilinx/brams_map.v [deleted file] blob | history
techlibs/xilinx/synth_xilinx.cc diff | blob | history
techlibs/xilinx/xc6s_brams.txt [new file with mode: 0644] blob
techlibs/xilinx/xc6s_brams_bb.v [new file with mode: 0644] blob
techlibs/xilinx/xc6s_brams_map.v [new file with mode: 0644] blob
techlibs/xilinx/xc7_brams.txt [new file with mode: 0644] blob
techlibs/xilinx/xc7_brams_bb.v [new file with mode: 0644] blob
techlibs/xilinx/xc7_brams_map.v [new file with mode: 0644] blob