projects / binutils-gdb.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 056dec3) | patch
RISC-V: Correct legacy misa register number.
authorJim Wilson <jimw@sifive.com>
Tue, 17 Jul 2018 16:42:23 +0000 (09:42 -0700)
committerJim Wilson <jimw@sifive.com>
Tue, 17 Jul 2018 16:42:23 +0000 (09:42 -0700)
commitce73f310150418a9a1625ab60a527d959096a9e2
tree68ab4c266eda7136cc390debbfa9298dd25ef414tree
parent056dec39ed11e0027ae399018c3fef3a719718b9commit | diff
RISC-V: Correct legacy misa register number.

gdb/
* riscv-tdep.h (DECLARE_CSR): Use RISCV_FIRST_CSR_REGNUM instead of
RISCV_LAST_FP_REGNUM + 1.
(RSICV_CSR_LEGACY_MISA_REGNUM): Add RISCV_FIRST_CSR_REGNUM.
gdb/ChangeLog diff | blob | history
gdb/riscv-tdep.h diff | blob | history