projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: efd51d3) | patch
yuk. break id_regs.py being a generic tool by skipping csr ops
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 30 Sep 2018 03:25:28 +0000 (04:25 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 30 Sep 2018 03:25:28 +0000 (04:25 +0100)
commitcf0a17cc42b48fb0d2d2fd8ab173f1c30e913cfc
tree11fd8a735c813461fdacde4aa3a3f1e6b8588da3tree
parentefd51d3fc576073cb8857e6e6d7b5ae5507c0b5bcommit | diff
yuk. break id_regs.py being a generic tool by skipping csr ops

trying to use c preprocessor macros to skip CSRs in sv from being
parallelised is too painful, and is necessary to do.  a parallel CSR
read/write does not make sense
id_regs.py diff | blob | history
Simple-V augmented version of spike