projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 797a659) | patch
add state redirection for CSR get/set depending on processor mode
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 3 Nov 2018 06:56:49 +0000 (06:56 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 3 Nov 2018 06:56:49 +0000 (06:56 +0000)
commitd14bf485f2038bdbbe82c00322fcb7deac892022
tree748b57b374d4333c4f73870cb8f837e2183406f1tree
parent797a6591efcb401fb170399f3290d8941b518c98commit | diff
add state redirection for CSR get/set depending on processor mode
riscv/insn_template_sv.cc diff | blob | history
riscv/processor.cc diff | blob | history
riscv/processor.h diff | blob | history
riscv/sv.cc diff | blob | history
riscv/sv.h diff | blob | history
Simple-V augmented version of spike