projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d2a3ca2) | patch
radv: disable CPU caching for IBS to reduce fetch latency
authorSamuel Pitoiset <samuel.pitoiset@gmail.com>
Fri, 17 Jul 2020 20:51:34 +0000 (22:51 +0200)
committerMarge Bot <eric+marge@anholt.net>
Mon, 20 Jul 2020 11:23:19 +0000 (11:23 +0000)
commitd1bba2eee79beceff785e4e00108ba46dd167ef3
tree4a0ec18d16c954afe09ea13ed973b5224d33715dtree
parentd2a3ca289f5686c6afc238a9530efa16560d83fecommit | diff
radv: disable CPU caching for IBS to reduce fetch latency

AMDGPU_GEM_CREATE_CPU_GTT_USWC should be faster when CPU reads
are unexpected (because they aren't cached).

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5959>
src/amd/vulkan/si_cmd_buffer.c diff | blob | history
src/amd/vulkan/winsys/amdgpu/radv_amdgpu_cs.c diff | blob | history