projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e5bdb52) | patch
Input registers to add DSP as new siguser to block upstream packing
authorEddie Hung <eddie@fpgeh.com>
Wed, 11 Sep 2019 18:46:21 +0000 (11:46 -0700)
committerEddie Hung <eddie@fpgeh.com>
Wed, 11 Sep 2019 18:46:21 +0000 (11:46 -0700)
commitd232e6a6cd8ed0ac0e76a1e6b787cb6dead855f0
tree9fffc74c2c967340d88da84d83e076d91bef280ftree
parente5bdb521fa5ca535ef51d080f11d3470003b49e2commit | diff
Input registers to add DSP as new siguser to block upstream packing
passes/pmgen/xilinx_dsp.cc diff | blob | history