projects / openpower-isa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cf79307) | patch
in DCT/FFT 3-in 2-out set had to make RT same source-dest EXTRA
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 15 May 2023 15:07:04 +0000 (16:07 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 15 May 2023 15:07:04 +0000 (16:07 +0100)
commitd40119f4225051e3acd4561beac61368f7922259
treeba2964e2abf9303be86c78d8ae667fa0d8010f6atree
parentcf79307700c7c83e78e861ccea01ba6b56ad1d8dcommit | diff
in DCT/FFT 3-in 2-out set had to make RT same source-dest EXTRA
puzzlingly this frees up 2 bits but still cannot do EXTRA3 due to needing
1 bit for selecting RS=RT+MAXVL or RS=RC
openpower/isatables/RM-1P-3S1D.csv diff | blob | history
src/openpower/sv/sv_analysis.py diff | blob | history