projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a385143) | patch
sim: rename top module to dut and use --top-module parameter (needed for picorv32...
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Tue, 23 Jan 2018 09:28:16 +0000 (10:28 +0100)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Tue, 23 Jan 2018 09:28:16 +0000 (10:28 +0100)
commitd4488748799613738de99f5948bf700678c9897c
tree155f722408902152f49a6e68ecd7b241133bde5btree
parenta385143779d355ee856c570bdc5fdd72c088db45commit | diff
sim: rename top module to dut and use --top-module parameter (needed for picorv32 simulation)
litex/build/sim/core/Makefile diff | blob | history
litex/build/sim/verilator.py diff | blob | history