projects / riscv-tests.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1307022) | patch
Give these sim targets a chance of passing.
authorTim Newsome <tim@sifive.com>
Thu, 10 Aug 2017 18:43:49 +0000 (11:43 -0700)
committerTim Newsome <tim@sifive.com>
Thu, 10 Aug 2017 18:43:49 +0000 (11:43 -0700)
commitd44ebb21c0131c661575539771a1d97fc9afa4c1
tree2c0b0ee2210e50b061a9e06f1fc8383fb7e33b79tree
parent130702297a010b4a2e7452bb48f0da88c0b30aa9commit | diff
Give these sim targets a chance of passing.

Also make sure vsim.log makes it into the generated log file.
debug/targets/SiFive/Freedom/E300Sim.py diff | blob | history
debug/targets/SiFive/Freedom/U500Sim.py diff | blob | history
debug/testlib.py diff | blob | history