projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 507f3e7) | patch
vc4: Swap around which src we spill to ra31/rb31.
authorEric Anholt <eric@anholt.net>
Tue, 16 Jun 2015 00:47:12 +0000 (17:47 -0700)
committerEric Anholt <eric@anholt.net>
Tue, 16 Jun 2015 22:15:14 +0000 (15:15 -0700)
commitd4d27361499cac73da4716b571519ecb71cef551
treec1b0223e9eaa92e0df2daf9495dee3daf99532b4tree
parent507f3e708cbd10a4272aeffa0f066f1a80b48239commit | diff
vc4: Swap around which src we spill to ra31/rb31.

I wanted to assert that src1 came from a non-unspilled register in shader
validation, and this easily gets us that.  And, as a bonus:

total instructions in shared programs: 93347 -> 92723 (-0.67%)
instructions in affected programs:     60524 -> 59900 (-1.03%)
src/gallium/drivers/vc4/vc4_qpu_emit.c diff | blob | history