projects / libre-riscv-dev.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d9e0d81) | patch
[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be...
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Sun, 7 Jun 2020 20:35:32 +0000 (20:35 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Sun, 7 Jun 2020 20:35:34 +0000 (21:35 +0100)
commitd5c8d495c0c97e88f4c2d0b41b2720eee1681285
treef806f6d4557563d93d8b2d9138a9dd059f3cc75dtree
parentd9e0d8196ea374306b7391e0c912d011a80d4a8ecommit | diff
[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be zero
cf/423ad38d934f59162b942029131731da19c1aa [new file with mode: 0644] blob
Libre RISC-V Mailing list Archives (accessible via public-inbox)