projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5b51d75) | patch
ac/nir: don't trash L1 caches for store operations with writeonly memory
authorSamuel Pitoiset <samuel.pitoiset@gmail.com>
Tue, 15 Jan 2019 08:44:20 +0000 (09:44 +0100)
committerSamuel Pitoiset <samuel.pitoiset@gmail.com>
Wed, 16 Jan 2019 12:57:22 +0000 (13:57 +0100)
commitd5d7b5e950a60827f65410b4d4cc7dbfa571952b
tree9e46f0a2d898e679cc4996be01ea55e5d26f138atree
parent5b51d754d00dfd7d8f4069aca4619f3b056c4eaccommit | diff
ac/nir: don't trash L1 caches for store operations with writeonly memory

Ported from RadeonSI.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
src/amd/common/ac_nir_to_llvm.c diff | blob | history