projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 981e1dd) | patch
ARM: Adds dummy support for a L2 latency miscreg.
authorAli Saidi <Ali.Saidi@ARM.com>
Wed, 23 Feb 2011 21:10:48 +0000 (15:10 -0600)
committerAli Saidi <Ali.Saidi@ARM.com>
Wed, 23 Feb 2011 21:10:48 +0000 (15:10 -0600)
commitd63020717c8a722eb2f5236eacd042cdee78769d
treef53db4e1a39979e80660a7c739f7046d6b8e72c2tree
parent981e1dd7eea3661cc2a0f99e783459bdc9fe5bd9commit | diff
ARM: Adds dummy support for a L2 latency miscreg.
src/arch/arm/isa/formats/misc.isa diff | blob | history
src/arch/arm/miscregs.cc diff | blob | history
src/arch/arm/miscregs.hh diff | blob | history