projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cec752d) | patch
Support 2/4/6/8-byte instructions
authorAndrew Waterman <waterman@cs.berkeley.edu>
Fri, 5 Dec 2014 07:10:33 +0000 (23:10 -0800)
committerAndrew Waterman <waterman@cs.berkeley.edu>
Fri, 5 Dec 2014 07:32:54 +0000 (23:32 -0800)
commitd643e43dca834fcb2e40504f65d5043d9f2b018b
tree289f2043af8249f74f408ad804b843c27289d25dtree
parentcec752d09191e96a51f5c21ed8d51e1218f804ffcommit | diff
Support 2/4/6/8-byte instructions

Most of the complexity is in instruction address translation, since
instructions may span page boundaries.
hwacha/insns/vf.h diff | blob | history
riscv/decode.h diff | blob | history
riscv/mmu.h diff | blob | history
riscv/processor.cc diff | blob | history
spike/riscv-dis.cc diff | blob | history
Simple-V augmented version of spike